Reliability Assessment of a High Performance Flip-Chip BGA Package (organic substrate based) using Finite Element Analysis
نویسندگان
چکیده
The continuous rise in performance requirements of highend computers and networks has resulted in a rise in demand for high pin count and more sophisticated thermal solutions. Flip chip technology naturally presents a good option in offering I/Os of more than 500. With the addition of a heat spreader (of either one-piece or two-piece lid), the thermal performance of the package can be improved tremendously. However due to the differences in material type for one-piece and two-piece designs, the mismatch in thermal expansion between substrate and lid has constituted to different stress distributions in the package. In the current work, finite element simulation was used to perform structural analysis and comparison between the two different designs. Results showed that the two-piece design generated a lower package warpage, thus allowing better surface mounting. On the other hand, the one-piece lid constituted to lower package induced stresses. The increase in lid width improves package performance in terms of warpage and heat spreader to substrate interfacial shear stresses. Solder joint reliability for the one-piece design was evaluated using Darveaux’s volume weighted average viscoplastic strain energy approach. To account for the effect of ramp rate and frequency effects of a temperature cycle, frequency-modified low cycle fatigue relationship developed by Shi et al was employed for comparison with Darveaux’s computation. Lastly, parametric effects of lid material, bond pad structure, die size, substrate and PCB thickness on solder joints reliability have been documented. The trends presented would be useful for both the package and board level reliability assessments and containing possible solder joint failures.
منابع مشابه
Reliability Analyses for New Improved High Performance Flip Chip BGA Packages
High pin count and superior thermal dissipation are the main driving factors for high performance IC packages. Flip chip interconnects technology can generally achieve I/O count of more than 500, and large amount of heat in the silicon chip can be dissipated efficiently through metal heat spreader attachment. A one-piece cavity lid flip chip BGA package with high pin count and targeted reliabil...
متن کاملThe Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging
. Graduate Assistant, Ph.D candidate 2 . Corresponding Author, Professor, Dept. of Power Mechanical Engineering, National Tsing Hua University Abstract The flip chip packaging structure design and the fabrication process parameters will influence the packaging reliability and the performance of chip heat dissipation. The reliability of a flip chip package depends on the packaging structure desi...
متن کاملReliability Study of High-Pin-Count Flip-Chip BGA
A family of 1.0-mm pitch full-array flip-chip BGAs were developed. These packages vary from 27 to 45 mm in package size, 15 to 25 mm in die size, and 672 to 1020 in ball count. With dies and packages so large, solder joint fatigue failure and underfill delamination, induced by thermal expansion mismatch, are a major concern. Finite element analysis was set up for efficient reliability analysis....
متن کاملEffect of glue on reliability of flip chip BGA packages under thermal cycling
Glue is widely used to improve the reliability of ball grid array (BGA) under mechanical shock and vibration. Although it has been demonstrated to have a positive effect on the reliability of BGA under mechanical impact, it can have adverse effects on BGA under thermal cycling. This paper investigates the effect of glue on the reliability of BGA under thermal cycling using both experimental and...
متن کاملDesign Guidance for the Mechanical Reliability of Low-K Flip Chip BGA Package
Flip Chip Ball Grid Array (FCBGA) package has been introduced in recent years to address the needs in the microelectronic packaging industry for increasing performance and I/O density, which offers a cost effective solution with smaller form factor. Furthermore, Cu interconnects with low-k dielectric material were also introduced to reduce power consumption and further enhance device performanc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003